The input level of the structure corrs Ls t s of two binary full adders and performs the operation A design tool for the decomposition of binary digthe binary digit set {O, I} is represented by the ital structures for addition and subtraction has a been developed. A simplified theory reduces a notation a ; a binary full adder is represented o 0 () 0 0 complex structure to a collection of basic strucby the expression 2a +a +-a +a +a ; and the 7-tures of one type, namely, a full adder. The simbit parallel counter in three levels, performs plified theory is applicable to the design of parthe operation allel counters and array multipliers. A general theory is used for decomposition to three -tiyp es of basic structures, whose complexity is usually on the order of a half-adder. The general theory is applicable to redundant array multipliers and signed-digit adders.
Introduction
The purpose of this paper is to describe a theory of decomposition of complex structures for addition and subtraction. Some aspects of a simplified version of the theory are known, and will be used as an introduction. The necessary theoretical background will then be developed, and the general theory will be described. Applications of the theory to parallel counters, array multipliers, and signed-digit adders are given. The function of a structure is to tr.ansform nne or more input digi t se ts in to one 0 r more o utp ut In Tab Le L, th e left col urnn (he ade d :\) indi. en t e H the information content, or total nurilier of hits, for the corresponding TOW. The remaining co l urnns indicate the number of bits of each weight (inclic~ted by the heading) between successive levels of the structure. The change in the va l ue of /\ between su6cessive rows indicates the number of full adders used at the correspondtng level of t he design of Figure 1 . The total cost (in binary full adders) is~in-Aout = 7-3, or 4 full adders, and can be predicted from the original design~pt'! cification. The information loss chart represents an abbreviated connectivity diagram, equivalent to the design of Consider first the design of a parallel counter whose inputs consist of ,seven binary digits of equal weight and whose out~uts are three weighted binary digits, with weights 4, 2, and 1. The purpose of the parallel counter is to represent the number of input "ones" as a conventional binary number. The basic building block for a parallel counter is a binary full adder, which transforms three bits of equal weight into two bits, one·of weight 2 and one of weight 1. The design of a 7 bit parallel counter is shown in An important observation is that since the elementary s t r ucture s preserve diminished cardinality, then more complex structures to be decomposed must also preserve diminished cardinality. 1) the radix r, 2) the diminished cardinality 0' and 3) the offset w. Under the classification r.o.w, the simplest of structures may now be listed, using the notation of 3.11, beginning with structures with offset O. digit set aD has a diminished cardinality of 1, the equation is 2+1 = 1+1+1. This property that a structure preserves diminished cardinality follows directly from the basic properties of addition and subtraction, and is easily proved in general .. It is therefore possible, since the diminished cardinalities of a structure are the same at the input and at the output, to characterize a structure by its diminished cardinality.
Similarly, a basic structure preserves offset.
If z = x+y represents a structure for which z,x, and yare each elements of normalized digit sets, then, (z-') = (x-~)+(Y-n) .also represents a structure, where~=~+n = w, the offset. Thus, offset is also preserved, and it is proper to characterize a structure by its offset. At this point, the elements of a classification scheme for structures become apparent; namely, 
The range of the diminished cardinality of a digit set is 1 < 0 < 2(r-l)~The lower limit is essential; the upper limit is arbitrary, but sufficiently large for most practical purposes ..
3.8
The magnitude of the smallest integer of a digit set is the offset w of the digit setÃ normalized digit set is converted to a generalized digit set by subtracting the offset w from each value of the normalized digit set.
3.9 Zero is always an element of a digit set.
This implies that the smallest value -w satis fies 0 <w<o. 3.10 The negative of a digit set is found by replacing each element of the digit set by its negative. As noted in 3.3, a symmetric digit set is its own negative. More generally if w' is the offset of the negative of a digit set, then w+w' = 0, where wand 0 are the offset and diminished cardinality of the original digit set.
3.11 Digit sets will be denoted by letters of the alphabet; the letter a for a digit set of Three cases may occur. For format 1, the relations b 0 <-a 0 +a () and 1 1 0 b -<-a +a hold, and therefore the converter and generalized half adder require no hardware whatsoever. Th-e carry generator 2a+a ,.-. b+a becomes a full adder 2a+a";-a+a+a, and, in all its variants, is the only elementary structure necessary for decomposition. Format 1 is thus the bas is for the examp les 0 f parallel co un t e r s gi ve n in sections 2 and 5.
For format 2, the generalized half-adder b + a+a becomes a half adder, and the carry generator 2a+a = b+a is a half adder with the extra OR gate needed to complete a full adder. The converter a+a + b is a single OR gate. The remaining formats, 3 through 9, are either too complicated to merit consideration, or tend to decrease the cost of the generalized half adder by one or two gates at the expense of a corresponding increase in the cost of the carry generator. Thus Formats land 2 represent 2 extremes; for format 1, all the hardware is in the carry generator, for format 2, the costs of the generalized halfadder and carry generator are roughly equal. For this design, three adders are necessary, except that the adder used to reduce A from 4 to 3 has one input which is mythical, and hence always O. Therefore, this adder may be replaced by a half adder, and the total cost is 2 full adders and one half adder.
The information loss chart of section 2 involves little more than simple bookkeeping.. All digit sets are type a, with diminished cardinality o = 1. The weighted sum of the a's is the diminished cardinality of the structure, and remains invariant. The unweighted sum of the a's is the information content.. Since the only structure used is the full adder 2a+a of-a+a+a, whic~trans-forms three type a digit sets of weight 2 into two type a digit sets, one of weight Zk+1 and one of weight 2 k) the use of a full adder results in the loss of one bit of information, and the total information loss of the structure is the number of adders used. The generalized theory for formats 2 through 9 also involves simple bookkeeping, but is more complex because type b digit sets, as well as type a, must be included, and because three types of structures are used in the decomposition process. The type b digit set is arbitrarily assumed to require two bits of information, consistent with conventional binary logical design requirements, and conveniently equal to its diminished cardinality.. For the information loss chart, it is necessary to list the number of both type b and type .a digit sets of each weight, and to count the number of a's, designated by a and to -count the number of b ' s, designated by B. These measures are redundant, since A = 28+a. The information loss charts for the three elementary For each variant, there are 72 ways this can be done, which can be reduced to 9 groups of eight, called formats, under permutation and negation of the two binary digits. For brevity, only two formats will be considered here, as indicated in Tables 3a, 3b , 4a, and 4b. The output level performs the transformation 4 1 2 I I 0 0 1 0 1 0 1 g +-C +c +a , or 4a +2a +a +-2a +2a +a +a +a , with a 1 a mythical input. For this level 6A = 5-3 = 2,~S=O, and 60=2. Since x=O, 2 carry generators and two generalized half adders are needed, with simplifications possible because of the mythical input a 1• The design for both levels is summarized by Table 7. 8 4 2
ASo. b a b a b 2 2 Table 5 . Information Loss Chart for the Three Structural Types
The structure of one digital position of a radix 4 signed digit adder is shown in Figure  2 (y-x) = 1/2z. Usually, one or two converters are necessary to make possible the use of carry generators. Each converter must be compensated for by a generalized half adder, and there appears to be a limited tradeoff between increasing the hardware requirements and d~creasing the speed of .operation. Thus, only the difference y-x can be determined, which is not surprising, since the converter and generalized half adder perform inverse operations. Limited design 'experience indicates that the relative numbers of the elementary structures needed are roughly asfollaws:
The specifications of a complex structure indicate the information content, the number of type b digit sets, and the number of type a digit sets at the input and at the output. These are designated respectively as A i n ' ,~in' a i n and A S , and a . From these parameters, the out' out out number of elementary structures necessary may be partially determined. Consider Table 6 Table 7 . table 7 are not only much simpler than the logical design, but that they also indicate the internal structure for the design . . Myth Input = 2aO+a The purpose of the example of Table 8 is to indicate the relative ease with which a complex structure may be decomposed. The total cost of the two levels of the structure is to carry generators and 8 generalized half adders, without taking into account the simplifications possible due to mythical inputs. The conventional logical design of the st r uct ur e would have 10 binary inputs and 8 outputs for the input level, and 8 binary inputs and 5 outputs for the output level, and would give no indication of the internal connectivity ..
& Conclusions
This paper summarizes the theoretical background for a procedure for the decomposition of complex structures for binary addition and subtraction into a limited number of variants of element~ry structures. The theory is presented here in terms of its simplest form, and relies on the use of two valued type a digit sets and three valued type b digit sets for binary arithmetic. An unexpected result, useful for higher radix structures (wi th r==2 k , and k an integer), is that there exists a unique representation for digit sets of hi~ler diminished cardinality, as a weighted combination 40 of type a and type b digit sets. For a given diminished cardinality 0, the representation is easily found by a procedure similar to decimal to binary conversion) except that remainders of 1 or 2 are fOWld at each step. For example, if 0=49, the representation is found by the procedure of Table 9. 2 ill 2 ill 1 2 ill 2 2 ) 5 1 2U 1 o 2 Table 9 . Representation of digit set with 0=49
The pattern of remainders indicates the use of a's and b's; least significant weight first, so the representation for 0=49 is 16b+8a+4a+2b+a. Designations and the corresponding unique representation for 0<32 are given in Appendix I.
Only structures of diminished cardinality 2 and 3 are considered as elementary struct ures here. The theory can accommodate other elementary structures, such as) for example, 2a+bt-b+b, with 0=4. For brevity, little attention has been given to the use of offset. A topic for future investigation is the development, if possible, of procedures of introducing offset in a manner that will reduce the number of variants necessary.
For brevity, detailed logical designs are not included here, but are found in Reference 12.10 in the bibliography. A companion paper (Reference 12.11) extends the theory to odd radices and binary multiples of odd radices, with emphasis on radix 10.
